


Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<div style="text-align: center;">UTILITY PATENT APPLICATION TRANSMITTAL</div> <p><small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small></p>	<div style="border-bottom: 1px solid black; padding-bottom: 5px;">Attorney Docket No. - 0765-2218</div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;">First Inventor or Application Identifier Hongyong ZHANG et al</div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;">Title: METHOD FOR FORMING SEMICONDUCTOR DEVICE</div> <div style="border-bottom: 1px solid black; padding-bottom: 5px;">Express Mail Label No.</div>												
<div style="text-align: center;">APPLICATION ELEMENTS</div> <p><small>See MPEP chapter 600 concerning utility patent application contents.</small></p>	<div style="text-align: center;">ADDRESS TO:</div> <p style="text-align: right;"><small>Assistant Commissioner for Patents Box Patent Application Washington, DC 20231</small></p>												
<p>1 <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) <small>(Submit an original, and a duplicate for fee processing)</small></p> <p>2 <input checked="" type="checkbox"/> Specification Total Pages [28] <small>(preferred arrangement set forth below)</small> - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure</p> <p>3 <input checked="" type="checkbox"/> Drawing(s) (35 USC 113) (Figs 1-5) Total Sheets [5]</p> <p>4 <input checked="" type="checkbox"/> Oath or Declaration Total Pages [2] a <input type="checkbox"/> Newly executed (original or copy) b <input checked="" type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) <small>(for continuation/divisional with Box 17 completed)</small> <div style="border: 1px solid black; padding: 2px; margin: 5px 0;"><input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).</div></p> <p>5 <input checked="" type="checkbox"/> Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein</p>	<p>6 <input type="checkbox"/> Microfiche Computer Program (Appendix)</p> <p>7. Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies</p> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black; padding: 5px 0;">ACCOMPANYING APPLICATION PARTS</div> <p>8 <input type="checkbox"/> Assignment Papers (cover sheet & document(s))</p> <p>9 <input type="checkbox"/> 37 CFR 3.73(b) Statement <input type="checkbox"/> Power of Attorney <small>(when there is an assignee)</small></p> <p>10 <input type="checkbox"/> English Translation Document (if applicable)</p> <p>11 <input checked="" type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Copies of IDS Citations <small>(IDS)/PTO-1449</small></p> <p>12 <input checked="" type="checkbox"/> Preliminary Amendment</p> <p>13 <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small></p> <p>14 <input type="checkbox"/> *Small Entity <input type="checkbox"/> Statement filed in prior application, Status still proper and desired <small>(PTO/SB/09-12)</small></p> <p>15 <input type="checkbox"/> Certified Copy of</p> <p>16 <input checked="" type="checkbox"/> Other Notice of Change of Address and Notice of Change of Name</p> <p><small>*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.</small></p>												
<p>17. If a DIVISIONAL APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment</p> <p><input checked="" type="checkbox"/> Divisional of prior application <u>Serial No. 08/685,789, filed July 24, 1996; which itself is a Continuation of Serial No. 08/420,472 filed April 12, 1995 now abandoned.</u></p> <p>Prior application information: Examiner: <u>E. Pert</u> Group/Art Unit: <u>2813</u></p>													
18. CORRESPONDENCE ADDRESS													
<p><input checked="" type="checkbox"/> Customer Number or Bar Code Label Customer No. 22204 or <input type="checkbox"/> Correspondence address below</p> <p style="text-align: center;"><small>(Insert Customer No. or Attach bar code label here)</small></p>													
<table style="width: 100%; border: none;"><tr><td style="width: 50%;">Name: Jeffrey L. Costella</td><td style="width: 50%;"></td></tr><tr><td>Firm: Nixon Peabody LLP</td><td></td></tr><tr><td>Address: 8180 Greensboro Drive, Suite 800</td><td></td></tr><tr><td>City: McLean</td><td>State: VA</td></tr><tr><td>Country: U.S.A.</td><td>Zip Code: 22102</td></tr><tr><td>Telephone: (703) 790-9110</td><td>FAX: (703) 883-0370</td></tr></table>		Name: Jeffrey L. Costella		Firm: Nixon Peabody LLP		Address: 8180 Greensboro Drive, Suite 800		City: McLean	State: VA	Country: U.S.A.	Zip Code: 22102	Telephone: (703) 790-9110	FAX: (703) 883-0370
Name: Jeffrey L. Costella													
Firm: Nixon Peabody LLP													
Address: 8180 Greensboro Drive, Suite 800													
City: McLean	State: VA												
Country: U.S.A.	Zip Code: 22102												
Telephone: (703) 790-9110	FAX: (703) 883-0370												
<table style="width: 100%; border: none;"><tr><td style="width: 50%;">Name: Jeffrey L. Costella</td><td style="width: 50%;">Registration No. 35,483</td></tr><tr><td>Signature: </td><td>Date: October 25, 2000</td></tr></table>		Name: Jeffrey L. Costella	Registration No. 35,483	Signature:	Date: October 25, 2000								
Name: Jeffrey L. Costella	Registration No. 35,483												
Signature:	Date: October 25, 2000												

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMITTAL		Complete If Known					
<i>Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.</i>		Application Number		Not Yet Assigned			
		Filing Date		October 25, 2000			
		First Named Inventor		Hongyong ZHANG et al			
		Examiner Name		E. Pert			
		Group Art Unit		2813			
TOTAL AMOUNT OF PAYMENT		\$950.00		Attorney Docket Number		0756-2218	
METHOD OF PAYMENT (check one)		FEE CALCULATION (continued)					
1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to: Deposit Account No. 19-2380 Deposit Account Name SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, PC <input type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 <input type="checkbox"/> Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance 2. <input checked="" type="checkbox"/> Payment Enclosed: <input checked="" type="checkbox"/> Check <input type="checkbox"/> Money Order <input type="checkbox"/> Other		3 ADDITIONAL FEES					
		Large Entity		Small Entity			
		Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
		105	130	205	65	Surcharge-late filing fee or oath	
		127	50	227	25	Surcharge-late provisional filing fee or cover sheet	
		139	130	139	130	Non-English specification	
		147	2,520	147	2,520	For filing a request for reexamination	
		112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
		115	110	215	55	Ext for reply within first month	
		116	390	216	195	Ext for reply within second mth	
		117	890	217	495	Ext for reply within third mth	
		118	1,390	218	695	Ext for reply within fourth mth	
		128	1,890	228	945	Ext for reply within fifth month	
		119	310	219	155	Notice of Appeal	
		120	300	220	150	Filing brief in support of appeal	
		121	270	221	135	Request for Oral Hearing	
		138	1,510	138	1,510	Petition to institute public use proceeding	
		140	110	240	55	Petition to revive-unavoidable	
		141	1,240	241	620	Petition to revive-unintentional	
		142	1,240	242	620	Utility issue fee (or reissue)	
		143	440	243	220	Design issue fee	
		144	600	244	300	Plant issue fee	
		122	130	122	130	Petitions to the Commissioner	
		123	50	123	50	Petitions related to provisional applications	
		126	240	126	240	Submission of IDS	
		581	40	581	40	Recording each patent assignment per property (times number of properties)	
		146	710	246	355	Filing a submission after final rejection (37 CFR 1.129(a))	
		149	710	249	355	For each additional invention to be examined (37 CFR 1.129(b))	
						Other _____	
						Other _____	
						*Reduced by Basic Filing Fee Paid	
SUBTOTAL (1)						SUBTOTAL (3)	\$ _____
SUBTOTAL (2)							
SUBMITTED BY						Complete (if applicable)	
Typed or Printed Name		Jeffrey L. Costellia				Reg. Number	35,483
Signature				Date	October 25, 2000	Deposit Account User ID	19-2380

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re DIVISIONAL Application of)	
Hongyong ZHANG et al)	
Based On Serial No. 08/685,789)	Art Unit: 2813
Which was filed: July 24, 1996)	Examiner: E. Pert
For: METHOD FOR FORMING)	
SEMICONDUCTOR DEVICE)	Date: October 25, 2000

PRELIMINARY AMENDMENT

Honorable Assistant Commissioner for Patents

Washington, D.C. 20231

Sir:

Please amend the subject application as follows:

IN THE SPECIFICATION:


Before the first sentence of the specification, insert --This application is a Divisional of Application Serial No. 08/685,789, filed July 24, 1996; which it self is a Continuation of Serial No. 08/420,472 filed April 12, 1995 now abandoned.--

REMARKS

This application has been amended to include the continuing application data thereof.

Examination on the merits is requested.

Respectfully submitted,



Jeffrey L. Costellia
Registration No. 35,483

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
(703) 790-9110

JLC/sas

METHOD FOR FORMING SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

The present invention relates to a method for forming a semiconductor device having a crystalline silicon semiconductor film such as a polycrystalline silicon film, a single crystalline silicon film and a microcrystalline silicon film. The crystalline silicon film formed by the present invention is used in various semiconductor devices.

A thin film transistor (TFT) using a thin film semiconductor is well known and constructed by forming a thin film semiconductor, particularly a silicon semiconductor film. The TFT is used in various integrated circuits and attracted as, in particular, a switching element provided with each pixel and as a driver element formed in a peripheral circuit portion in an active matrix type liquid crystal display device.

As a silicon film used in a TFT, it is convenient to use an amorphous silicon film. However, there is a problem that an electrical characteristic of the amorphous silicon film is very low than that of a single crystalline semiconductor used in a semiconductor integrated circuit. Therefore, the amorphous silicon film is used in only limited use such as a switching element in an active matrix circuit. To improve a characteristic of a TFT, a crystalline silicon film may be used. The crystalline silicon film other than a single crystalline silicon is called a polycrystalline silicon (poly-silicon) film, a microcrystalline silicon film or the like. To obtain such crystalline silicon film, an amorphous silicon film may be formed and then crystallized by heating (thermal annealing). This is called a solid phase growth method because an amorphous state is changed into a crystalline state while maintaining a solid state.

Since a solid phase growth for silicon needs a heating temperature of 600 °C or higher and 10 hours or longer, it is

difficult to use an inexpensive glass substrate as a substrate. Since, for example, a Corning 7059 glass used in an active matrix type liquid crystal display device has a glass warp point (glass transition temperature) of 593 °C, when a large size substrate is used, a thermal annealing with 600 °C or higher produces a problem.

To contrast this, according to research of the inventors, the following has confirmed. That is, an extremely small quantity of elements such as nickel, palladium, lead or the like is deposited on a surface of an amorphous silicon film and then heated, so that crystallization can be performed at 550 °C for about 4 hours.

To introduce an extremely small quantity of elements (a catalytic element which promotes crystallization) as described above, a film containing the catalytic element or a compound thereof may be deposited by sputtering. However, if a semiconductor includes a large quantity of elements as described above, reliability and electrical stability of a device using such semiconductor is deteriorated. When a film is formed by sputtering, it is difficult to accurately adjust a quantity, that is, a thickness of the film. Also, it is further difficult to form a film having a uniform thickness on a substrate. Therefore, variations in a characteristic of a semiconductor device to be obtained produce.

Also, When a film is formed by sputtering, since an amorphous silicon film is damaged largely by shock in sputtering, a characteristic of a semiconductor device is not always preferred.

There is a method for forming a film by, for example, a spin coating, in stead of sputtering. However, it is difficult to obtain a film having a uniform thickness by the spin coating. For example, in a rectangular substrate used in a liquid crystal display device, a solution concentrates easily on corners of the substrate, so that a film thickness is

nonuniform. Also, when a film containing a catalytic element compound is formed by drying a solvent, a film thickness is nonuniform by nonuniformity of drying and generation of crystal nucleus, so that it causes variations of semiconductor devices.

SUMMARY OF THE INVENTION

The object of the present invention is (1) to adjust a quantity of catalytic elements, (2) to uniformly introduce a catalytic element and (3) to improve productivity when introducing a catalytic element, in forming a crystalline thin film silicon semiconductor by thermal processing at a low temperature than a temperature required for a general solid phase growth method using a catalytic element.

To achieve the above object, in the present invention, a film including a catalytic element or a compound thereof is deposited on a surface of an amorphous silicon film by decomposing an organic metallic vapor or gas having a catalytic element using an energy (such as heat, light and the like) to be supplied.

The above processing has basic advantages as described below.

(a) A concentration of a catalytic element in an atmosphere can be adjusted accurately by a vapor pressure and the like. Further, if introduction of the catalytic element to the atmosphere is stopped, the film including the catalytic element is not further formed on an amorphous silicon film.

(b) In decomposition and deposition processing by external energy application, an extremely uniform film is formed on a surface of an amorphous silicon film, and the amorphous silicon film is not damaged.

(c) If the deposition processing of the film including the catalytic element or a compound thereof is performed by decomposition with external energy application and then heat processing is performed immediately, a solid phase growth is

pressure or an atmosphere pressure. In a low pressure, a low pressure chemical vapor deposition (LPCVD) apparatus may be used. In an atmosphere pressure, an atmosphere pressure CVD (APCVD) apparatus can be used.

It is useful that, during or after the process (3), the catalytic element is reacted with an amorphous silicon in an interface between the deposited film and the amorphous silicon film, to produce a reaction product. By preproducing the reaction product, crystallization in a later thermal crystallization process can be performed easily. Although this reason is not clear, it can be considered that the reaction product operates as a crystal nucleus.

The process (4) may be performed in another thermal annealing apparatus after the substrate having an amorphous silicon film is taken out from the chamber, or may be performed continuously in the chamber without taking out the substrate.

After the process (4), when an intense light such as a laser is irradiated to the silicon film, a portion of the silicon film which is not completely crystallized by a solid phase growth can be crystallized, so that a crystalline silicon film having further superior characteristics can be obtained. With respect to a laser to be used, Various excimer lasers are utilized easily.

If a catalytic element is stored in a chamber in which a film including an catalytic element or a compound thereof is deposited, the catalytic element is introduced excessively into a silicon film. Therefore, it is desired to wash (clean) the chamber frequently. Cleaning by plasma or the like may be performed when the chamber is used.

In the present invention, when nickel is used as a catalytic element, a remarkable effect can be obtained. Also, Pd, Pt, Cu, Ag, Au, In, Sn, P, As and Sb can be used as a catalytic element. Further, at least one element selected from VIII group element, IIIB group element, IVB group element and

Vb group element can be used.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs.1A to 1E show a forming process of an embodiment according to the present invention;

Figs.2A to 2E show a forming process of another embodiment;

Figs.3A to 3F show a producing process of a TFT of an embodiment;

Figs.4A to 4F show a producing process of a TFT of another embodiment; and

Fig.5 shows a chamber of another embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[EMBODIMENT 1]

The embodiment shows a method for forming a silicon film having crystalline on a glass substrate. Referring to Figs.1A to 1E, a process will be described until introduction of a catalytic element (nickel in the embodiment) and crystallization. A substrate is a Corning 7059 glass having a size of 100 mm x 100 mm.

A silicon oxide film 12 having a thickness of 1000 to 5000 Å, for example, 2000 Å, is formed on a substrate 11 by sputtering and plasma chemical vapor deposition (plasma CVD). (Fig.1A)

An amorphous silicon film 13 having a thickness of 100 to 1500 Å is formed by plasma CVD and low pressure CVD (LPCVD). In the embodiment, the amorphous silicon film 13 having a thickness of 500 Å is formed by plasma CVD. (Fig.1B)

Fluorinating is performed to remove dirt and a natural oxide film, and then the substrate 11 is placed in a chamber 101 as shown in Fig.1E. An introducing tube for introducing a gas from an external and an exhaust tube 53 are connected to the chamber 101. The introducing tube has two gas systems 51 and 52. A first gas system 51 is used to introduce an organic

nickel gas/vapor. A second gas system 52 is used to introduce a carrier gas for the organic nickel gas/vapor. In the first gas system 51, the organic nickel gas/vapor (for example, BMCP nickel as described above) generated by a vaporizer (not shown) is carried by a desired gas (for example, argon or hydrogen). In this state, in order not to coagulate an organic nickel in the introducing tube, it is necessary to maintain the introducing tube at a desired temperature, preferably, at a temperature of a vaporizer or higher.

It is difficult to control a concentration of an organic nickel gas/vapor obtained from the first gas system 51. This is because a vapor pressure depends on a temperature of a vaporizer and the concentration is changed largely by slight temperature variation. Therefore, a carrier gas (for example, argon or hydrogen) is introduced from the second gas system 52 to dilute an organic nickel gas/vapor. A concentration ratio is controlled by valves V1 and V2.

As a result, an organic nickel gas or vapor is introduced into the chamber 101.

Parallel plate type electrodes 106 and 107 are arranged in the chamber 101. A radio frequency (RF) power source 105 is arranged outside the chamber 101 and used to remove nickel which remains in the chamber 101 by producing plasma between the electrodes 106 and 107.

The chamber 101 also includes a heater 104 and a susceptor 102 on which an object 103 (for example, the substrate 11) to be processed is placed. It is desired to maintain the whole chamber 101 at a temperature which an organic nickel is not coagulated. It is required that the substrate 11 is heated at a higher temperature than the temperature which an organic nickel is not coagulated and maintained at a temperature which the organic nickel is thermally decomposed.

A method for depositing a nickel film using the chamber as described above will be described below.

The substrate 11 is placed into the chamber 101. A valve V3 is opened while the valves V1 and V2 are closed, so that exhaust is performed until a pressure of the chamber 101 reaches a desired pressure. Since high vacuum state is not necessary in this process, exhaust at 1 to 500 mtorr is sufficient.

By supplying a current to the heater 104, the substrate 11 is heated at 500 to 550 °C. In this state, the valve V3 is closed and the valves V1 and V2 are opened to introduce an organic nickel gas. After the organic nickel gas having a desired quantity is introduced, the valves V1 and V2 are closed. As a result, the organic nickel gas and a carrier gas are confined in the chamber 101 and the organic nickel gas is thermally decomposed on the substrate 11, so that a nickel compound film 14 is formed on a surface of the substrate 11. (Fig.1C)

After that, a solid phase growth process is performed. there may be two methods in the solid phase growth process.

In a first method, a substrate is taken out from a chamber to an external and then a solid phase growth process is performed. The heater 104 is turned off to cool the substrate and then a gas in the chamber is exchanged completely into a harmless gas to a human by opening the valves V2 and V3. The valve V3 is closed and then the chamber is opened to an atmosphere to take out the substrate. Further a conventional solid phase growth process is performed. After the substrate is taken out, the chamber is maintained at a desired pressure and then cleaning of the chamber may be performed by producing discharge between the electrodes 106 and 107.

In a second method, a solid phase growth process is performed by heating a substrate in a chamber. The valves V2 and V3 are opened, so that an organic nickel gas is removed completely from the chamber. This is because, if the organic nickel gas remains in the chamber, nickel is introduced

continuously in a solid phase growth process and therefore a concentration of nickel in a silicon film is increased excessively. It is desired to introduce an inert gas such as argon or nitrogen in the chamber.

A heater is set to heat a substrate at 500 to 580 °C, for example, 550 °C, so that a solid phase growth proceeds by maintaining this state. After a desired time, for example, 4 hours elapses, the valve V3 is closed and then the heater is turned off to cool the substrate. After the substrate is cooled, it is taken out to an external. As a result, a crystallized silicon film 15 can be obtained. The above heating process may be performed at 450 °C or higher. However, when a temperature is low, a heating time becomes long, thereby to decrease production efficiency. Also, when a temperature is 580 °C or higher, there is a problem with respect to heat resistance of a glass substrate used as a substrate. A thermal annealing temperature must be determined in accordance with productivity and the heat resistance of the substrate. (Fig.1D)

In the embodiment, a pressure in an organic nickel decomposition and deposition process may be a low pressure or an atmosphere pressure. This is because a quantity of nickel to be deposited is not determined by the pressure but is determined by a partial pressure. For example, a quantity of nickel in an atmosphere pressure can be almost equalled to that in a low pressure by increasing a dilution ratio using a carrier gas. Also, in an atmosphere pressure, the frequency of chamber cleaning can be decreased by depositing the nickel film while supplying (spraying) from a nozzle, as similar to APCVD.

[EMBODIMENT 2]

In the embodiment, an apparatus as similar to EMBODIMENT 1 is used, and an organic nickel is decomposed by plasma instead of heat. Referring to Figs.1A to 1E, a process will be described until introduction of a catalytic element (nickel in the embodiment) and crystallization. A substrate is a Corning

7059 glass having a size of 100 mm x 100 mm.

A process is performed as similar to EMBODIMENT 1 until the amorphous silicon film 13 formed on the substrate 11 is placed in the chamber 101 after a natural oxide film is removed.

After the substrate 11 is placed in the chamber 101, an organic nickel is introduced as similar to EMBODIMENT 1. Since the object of the embodiment is to decompose an organic nickel by using plasma, it is necessary to set a low pressure in the chamber 101. It is desired that the pressure is about 1 to 1000 Pa. In the embodiment, the pressure is adjusted to 20 Pa.

As described above, in EMBODIMENT 1, the parallel plate type electrodes 106 and 107 are arranged in the chamber 101 and the RF power source 105 is arranged outside the chamber 101, to perform cleaning of the chamber. However, in the embodiment (EMBODIMENT 2), these units are used to decompose an organic nickel.

As similar to EMBODIMENT 1, the chamber 101 also includes the heater 104 and the susceptor 102 on which the object 103 to be processed is placed. It is desired to maintain the whole chamber 101 at a temperature which an organic nickel is not coagulated. The substrate 11 is also maintained at a temperature which the organic nickel is not coagulated. This is because decomposition by only plasma without thermal decomposition is performed.

A method for depositing a nickel film using the chamber as described above will be described below.

The substrate 11 is placed into the chamber 101. The valve V3 is opened while the valves V1 and V2 are closed, so that exhaust is performed until a pressure of the chamber 101 reaches a desired pressure. Although a high vacuum state in this process of EMBODIMENT 1 is not necessary, in the embodiment, it is desired to obtain a high vacuum state having a desired pressure.

In this state, the valve V3 is closed and the valves V1 and

V2 are opened to introduce an organic nickel gas. In the embodiment, a gas is always introduced, that is, a gas flow state is maintained, and a pressure is adjusted to 20 Pa by controlling a conductance of an exhaust system. Then, a high frequency energy (voltage) having an RF region (band) is supplied to the electrodes to produce plasma, so that an organic nickel is decomposed and then deposited on the substrate. A high frequency output is 20 W, and a film formation time is 2 minutes. (Fig.1C)

After that, a solid phase growth process is performed. In the embodiment, since a substrate temperature for a solid phase growth process is different from that for thermal crystallization process largely, it is not desired in throughput that these processes are performed in the same chamber. Therefore, after a substrate is taken out, a solid phase growth process is performed. The heater 104 is turned off to cool the substrate and then a gas in the chamber is exchanged completely into a harmless gas to a human by opening the valves V2 and V3. The valve V3 is closed and then the chamber is opened to an atmosphere to take out the substrate. Further a conventional solid phase growth process is performed. After the substrate is taken out, the chamber is maintained at a desired pressure and then cleaning of the chamber may be performed by producing discharge between the electrodes 106 and 107. It is further desired that a multichamber system having a load chamber and an unload chamber is used instead of the chamber 101, so that further throughput can be improved.

As a result, the crystallized silicon film 15 can be obtained. The above heating process can be performed at 450 °C or higher. However, when a temperature is low, a heating time becomes long, thereby to decrease production efficiency. Also, when a temperature is 580 °C or higher, there is a problem with respect to heat resistance of a glass substrate used as a substrate. A thermal annealing temperature must be determined

in accordance with productivity and the heat resistance of the substrate. (Fig.1D)

[EMBODIMENT 3]

In the embodiment, after a nickel film is formed on a surface of an amorphous silicon film by a method as shown in EMBODIMENT 2, a nickel silicide is formed on the surface and then thermal crystallization is performed. A process until an organic nickel is decomposed and deposited by RF plasma is performed as similar to EMBODIMENT 2.

To exhaust (remove) a remaining gas from the chamber, the valve V3 is opened, so that an organic nickel is exhausted completely. After that, only carrier gas is introduced by opening V2. A pressure is desired to be about 1 to 1000 Pa which is almost equal to a pressure when the organic nickel is decomposed. In the embodiment, the pressure is 25 Pa.

In the chamber including only carrier gas, an RF energy is applied to the electrodes 106 and 106 to produce plasma. By processing an amorphous silicon film on which a nickel film is deposited, using the plasma, a nickel silicide is formed by nickel and amorphous silicon. This is due to an energy of ion or radical to be accelerated. To effectively obtain this, it is desired that acceleration is increased by applying a bias to a substrate or that a direct current bias is applied to electrodes as parallel plate type plasma. An introduced carrier gas is Ar or Xe in which an effect is large. In particular, Xe is desired.

A case wherein a silicide is formed in this process is compared with a case wherein the silicide is not formed as shown in EMBODIMENT 2. As a result, it is observed using an electron microscope that a nucleus producing density is increased by forming the silicide in a thermal crystallization process.

[EMBODIMENT 4]

In the embodiment, an organic nickel is decomposed and

deposited by a ultraviolet light, and then a silicon film having crystalline is formed on a glass substrate. Referring to Fig.5, a process until introduction of a catalytic element (nickel) and crystallization process will be described below. In the embodiment, A process until a substrate is placed in a chamber is performed as similar to EMBODIMENT 1.

A chamber 201 will be described below. An introducing tube for introducing a gas from an external and an exhaust tube are connected to the chamber 201. The introducing tube has two gas systems. A first gas system is used to introduce an organic nickel gas/vapor. A second gas system is used to introduce a carrier gas for the organic nickel gas/vapor. In the first gas system, the organic nickel gas/vapor (for example, BMCP nickel as described above) generated by a vaporizer is carried by a desired gas (for example, argon or hydrogen). In this state, in order not to coagulate an organic nickel in the introducing tube, it is necessary to maintain the introducing tube at a desired temperature, preferably, at a temperature of a vaporizer or higher. This structure is the same as that of Fig.1E.

It is difficult to adjust a concentration of an organic nickel gas/vapor obtained from the first gas system. This is because a vapor pressure depends on a temperature of a vaporizer and the concentration is changed largely by slight temperature variation. Therefore, a carrier gas (for example, argon or hydrogen) is introduced from the second gas system to dilute the organic nickel gas/vapor. A concentration ratio is adjusted by valves V11 and V12.

As a result, an organic nickel gas or vapor is introduced into the chamber 201.

A low pressure mercury lump 202 is arranged on the chamber 201 through a quartz window 203. The chamber 201 also includes a heater 204 and a susceptor 205 on which an object 206 (for example, a substrate) to be processed is placed. It is desired

to maintain the whole chamber 201 at a temperature which an organic nickel is not coagulated. The substrate is heated to control a reaction between deposited nickel and amorphous silicon in a surface of an amorphous silicon film. A reaction between the deposited nickel and the amorphous silicon can be prevented by maintaining a substrate temperature at a room temperature or less. This can be structured because of light reaction in which ion damage or heating is not a necessary condition.

A method for depositing a nickel film using the chamber will be described below.

The substrate is placed into the chamber 201. A valve V13 is opened while the valves V11 and V12 are closed, so that exhaust is performed until a pressure of the chamber 201 reaches a desired pressure.

In this state, the valve V13 is closed and the valves V11 and V12 are opened to introduce an organic nickel gas. After the organic nickel gas having a desired quantity is introduced, the valves V11 and V12 are closed. As a result, the organic nickel gas and a carrier gas are confined in the chamber 201. After that, an organic nickel is decomposed by turning on the low pressure mercury lamp 202, so that a thin film obtained by decomposing the organic nickel is deposited on a substrate. Generally, a photo-CVD has a defect that a deposition rate is low. However, in the present invention, since it is necessary to adjust a very small quantity of metals to be deposited, it is convenience. (Fig.1C)

After the substrate is taken out from the chamber, a solid phase growth process is performed. In comparison with EMBODIMENTs 1 TO 3, an interface damage is small in the present embodiment, so that a crystalline silicon film having a high quality can be obtained.

[EMBODIMENT 5]

In the embodiment, using a forming method of EMBODIMENT 1,

a silicon oxide film having a thickness of 1200 Å is selectively formed, nickel is selectively introduced using the silicon oxide film as a mask, and then a solid phase growth process is performed for crystallization with a transverse direction. Figs.2A to 2E show a forming process of the embodiment.

A silicon oxide film 22 having a thickness of 1000 to 5000 Å is formed on a glass substrate (Corning 7059, 10 cm x 10 cm in size) 21. Also, an amorphous silicon film 23 having a thickness of 500 to 1000 Å is formed by plasma CVD or LPCVD. Further, a silicon oxide film 24 having a thickness of 1000 Å or more, 1200 Å in the embodiment, is formed as a mask film by sputtering. Even if a film thickness of the silicon oxide film 24 is 500 Å, it is confirmed that no problem produces in an experiment of the inventors. However, in order to prevent introduction of nickel to an unnecessary portion by a pin hole or the like, a margin is provided. (Fig.2A)

The silicon oxide film 24 is patterned at a desired pattern by a normal photolithography patterning process, to form a window 25 for nickel introduction. Such processed substrate is placed in the chamber 101, as similar to EMBODIMENT 1, and then a nickel compound film 26 having a desired thickness is deposited on a surface of the substrate using an organic nickel gas. (Fig.2B)

By a heating process at 550 °C (nitrogen atmosphere) for 8 hours, the amorphous silicon film 23 is crystallized. Crystallization is started from a region 27 in which the nickel compound film 26 is in contact with (or adheres to) the amorphous silicon film 23. (Fig.2C)

Crystallization proceeds to a surrounding region, as shown in arrows, so that a region 28 covered with the mask film 24 is also crystallized. (Fig.2D)

As described above, crystallization of the amorphous silicon film is performed. As shown in Fig.2E, when

crystallization with a transverse direction is performed, three regions each having different characteristics may be obtained.

A first region is a region 27 in which a nickel compound film is in contact with an amorphous silicon film. The region 27 is crystallized in a first stage of a thermal annealing process, and referred to as a longitudinal growth region. In the region 27, a nickel concentration is relatively high and crystallization is not aligned at a desired direction. As a result, since crystallinity of silicon is not superior so much, an etching rate to an acid such as hydrofluoric acid is relatively large.

A second region is a region 28 in which crystallization with a transverse direction is performed, and referred to as a transverse growth region. Crystallization in the region 28 is aligned at a desired direction and a nickel concentration is relatively low, so that it is preferred to use the region 28 in a device.

A third region is an amorphous region in which crystallization with a transverse direction is not performed.
[EMBODIMENT 6]

In the embodiment, a thin film transistor (TFT) is produced using a crystalline silicon film formed by the present invention. Figs.3A to 3F show a forming process of the embodiment.

A silicon oxide film 302 having a thickness of 2000 Å is formed as a base film on a glass substrate 301, to prevent impurity diffusion from the glass substrate 301. An amorphous silicon film having a thickness of 500 Å is formed by a method similar to EMBODIMENT 1. (Fig.3A)

As similar to EMBODIMENT 1, a nickel compound film 304 is deposited on a surface of the amorphous silicon film by thermal composing method with an organic nickel vapor. (Fig.3B)

An amorphous silicon film 303 is crystallized by thermal annealing at 550 °C for 4 hours, so that a crystalline silicon

film 305 is obtained. A KrF excimer laser light (wavelength of 248 nm) is irradiated to the film 305, to improve crystallization. It is preferred that an energy density of the laser is 300 to 350 mJ/cm². As described above, in addition to crystallization by a solid phase growth, crystallinity is further increased by laser irradiation. As described in EMBODIMENT 5, this is because, since crystallization in a region in which a nickel compound film is in contact with an amorphous silicon film is not aligned at a desired direction, crystallinity is not superior or not high. In particular, a lot of amorphous remainders are observed in a crystal grain boundary. Therefore, it is desired that amorphous components in the crystal grain boundary are completely crystallized by laser irradiation. (Fig.3C)

The crystallized silicon film is patterned to form an island region 306 constructing an active layer of a TFT. A silicon oxide film 307 having a thickness of 200 to 1500 Å, 1000 Å in the embodiment, is deposited as a gate insulating film by plasma CVD. (Fig.3D)

It is necessary to pay attention to formation of the silicon oxide film 307. Tetra-ethyl-ortho-silicate (TEOS) as a raw with oxygen is decomposed by RF plasma CVD at a substrate temperature of 150 to 600 °C, preferably 300 to 450 °C and then a film is deposited. A pressure ratio between the TEOS and the oxygen is 1 : 1 to 1 : 3. A pressure is 0.05 to 0.5 torr. An RF power is 100 to 250 W. Or TEOS as a raw with an ozone gas is decomposed by LPCVD or atmosphere pressure CVD at a substrate temperature of 350 to 600 °C, preferably 400 to 550 °C and then a film is formed. After film formation, annealing may be performed in an atmosphere containing oxygen or ozone at 400 to 600 °C for 30 to 60 minutes.

A phosphorus-doped polycrystalline silicon film having a thickness of 2000 Å to 1 μm is formed by LPCVD and then patterned to form a gate electrode 308. By ion doping (plasma

doping), an impurity (phosphorus) is implanted into an island silicon film of a TFT using the gate electrode 308 as a mask in a self-alignment. A doping gas is phosphine (PH_3). A dose is 1×10^{14} to $4 \times 10^{15} \text{ cm}^{-2}$. As a result, N-type impurity (phosphorus) regions 309 and 310 are formed. (Fig.3E)

A silicon oxide film having a thickness of 3000 to 8000 Å is formed as an interlayer insulator 311 on a whole by plasma CVD having TEOS as a raw with oxygen, or by LPCVD (or atmosphere pressure CVD) having TEOS with ozone. A substrate temperature is 250 to 450 °C, for example, 350 °C. After film formation, in order to planerize a film surface, the silicon oxide film may be mechanically polished or may be etched back. The interlayer insulator 311 is etched to form contact holes in source and drain regions of a TFT, and then wiring-electrodes 312 and 313 of chromium or titanium nitride are formed.

Annealing is completed in an atmosphere containing hydrogen at 300 to 400 °C for 0.1 to 2 hours, so that hydrogenation of silicon is completed. As a result, a TFT is produced. By producing a lot of TFTs and arranging them in a matrix form, an integrated circuit for an active matrix type liquid crystal display device or the like may be formed. (Fig.3F)

[EMBODIMENT 7]

The embodiment relates to a producing process of a TFT. Figs.4A to 4F show a producing process of the embodiment.

A silicon oxide film 402 having a thickness of 2000 Å is formed as a base film on a glass substrate 401. An amorphous silicon film 403 having a thickness of 500 Å is formed on the film 402. A silicon oxide film 404 having a thickness of 1000 Å is formed as a mask film on the film 403. A window region 405 is selectively formed in the mask film 404. (Fig.4A)

As similar to EMBODIMENT 1, a nickel compound film 406 is deposited by a thermal decomposing method with an organic nickel vapor. In this process, the nickel compound film 406 is in contact with (adhered to) a surface of the amorphous silicon

film 403 in the window region 405. (Fig.4B)

Thermal annealing is performed at 550 °c for 8 hours to crystallize the amorphous silicon film 403 along a transverse direction as shown in arrows, so that a longitudinal growth region 408 and a transverse growth region 409 are formed. A region in which is not crystallized in this process remains as an amorphous region 410. (Fig.4C)

In the embodiment, since crystallinity of a transverse growth region is superior or high in crystallization with a transverse direction, as shown in EMBODIMENT 6, TFT can be produced without irradiating a laser light or the like to improve crystallinity. Therefore, the laser light is not irradiated in the embodiment. However, a TFT having further improved characteristics can be obtained by irradiating the laser light.

The crystallized silicon film is patterned to form an island region 411 constructing an active layer of a TFT. The island region 411 includes the longitudinal growth region 408, the transverse growth region 409 and the amorphous region 410. In the embodiment, a channel region of a TFT becomes the transverse growth region 409. This is because the channel region is an important portion with respect to characteristics of a TFT.

A silicon oxide film 412 is deposited as a gate insulating film, and then an aluminum film having a thickness of 2000 Å to 1 μm is formed by sputtering and patterned to form a gate electrode 413. Scandium (Sc) at 0.15 to 0.2 weight % may be doped into the aluminum film. A substrate is immersed into an ethylene glycol solution containing a tartaric acid of 1 to 3 % (pH is about 7) and then anodization is performed using platinum as a cathode and the aluminum gate electrode as an anode. In anodization, a voltage is increased until 220 V while a constant current is supplied, this state is maintained for 1 hour. In a constant current state, it is desired that an

increase speed of a voltage is 2 to 5 V/minute. As a result, an anodic oxide 414 having a thickness of 1500 to 3500 Å, for example, 2000 Å, is formed on upper and side surfaces of the gate electrode 413. (Fig.4D)

By ion doping (plasma doping), an impurity (phosphorus) is implanted into an island silicon film of each TFT using a gate electrode portion as a mask in a self-alignment. The doping gas is phosphine (PH_3). A dose is 1×10^{14} to $4 \times 10^{15} \text{ cm}^{-2}$. In this doping process, since the anodic oxide 414 is formed, an offset state which impurity regions 415 and 416 do not overlap with (are spaced apart from) the gate electrode is obtained.

A KrF excimer laser (wavelength of 248 nm and a pulse width of 20 ns) is irradiated to improve (increase) crystallinity in a portion which crystallinity is decreased by impurity introduction. An energy density of the laser is 150 to 400 mJ/cm^2 , preferably, 200 to 250 mJ/cm^2 . As a result, N-type impurity (phosphorus) regions 415 and 416 are formed. A sheet resistance of these regions is 200 to 800 Ω/square . By this laser irradiation process, the amorphous region 410 in the island silicon region 411 is also crystallized. (Fig.4E)

In this process, using a flash lamp instead of a laser, a temperature may increased until a silicon monitor temperature of 1000 to 1200 °C for a short time, to heat an object. This is called a rapid thermal annealing (RTA) or a rapid thermal process (RTP).

A silicon oxide film 417 having a thickness of 5000 Å is deposited on a whole and etched by using a buffer hydrofluoric acid solution to form contact holes in source and drain regions of a TFT, and then wiring-electrodes 418 and 419 of a multilayer film having titanium nitride and aluminum are formed. In an etching process for contact holes, since a longitudinal growth region in an island silicon region has a higher etching rate than a transverse growth region and an amorphous region, a deep etched region 420 is formed. If a

whole contact hole is included in the longitudinal growth region, a contact defect produces easily. Therefore, it is desired to form a contact hole so as to overlap with a region other than the longitudinal growth region. As a result, a TFT is completed (Fig.4F)

When, as a method for introducing a catalytic element which promotes crystallization of an amorphous silicon film, a method for depositing on an amorphous silicon film a film obtained by decomposing a vapor or a gas of an organic compound having a catalytic element is used, as described above, a concentration of a catalytic element can be adjusted precisely and further uniform addition can be performed, thereby to improve uniformity of crystallinity. As a result, an electric device having high reliability using a crystalline silicon film can be provided.

What is claimed is:

1. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with said semiconductor film; and

crystallizing said semiconductor film in contact with said crystallization promoting material,

wherein the step of crystallizing said semiconductor film is carried out successively after the formation of said crystallization promoting material without exposing said semiconductor film and said crystallization promoting material to the air.

2. The method according to claim 1 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

3. The method according to claim 1 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

4. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with said semiconductor film; and

crystallizing said semiconductor film by heating said

semiconductor film;

wherein the step of forming the crystallization promoting material and the step of crystallizing said semiconductor film are conducted successively in a same apparatus without exposing said semiconductor film and said crystallization promoting material to the air.

5. The method according to claim 4 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

6. The method according to claim 4 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

7. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with said semiconductor film by using a vapor of a gas containing said metal; and

crystallizing said semiconductor film in contact with said crystallization promoting material,

wherein the step of crystallizing said semiconductor film is carried out successively after the formation of said crystallization promoting material without exposing said semiconductor film and said crystallization promoting material to the air.

8. The method according to claim 7 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

9. The method according to claim 7 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

10. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with a selected portion of said semiconductor film; and

crystallizing said semiconductor film in contact with said crystallization promoting material,

wherein the step of crystallizing said semiconductor film is carried out successively after the formation of said crystallization promoting material without exposing said semiconductor film and said crystallization promoting material to the air.

11. The method according to claim 10 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

12. The method according to claim 10 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

13. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with a selected portion of said semiconductor film; and

crystallizing said semiconductor film by heating said semiconductor film;

wherein the step of forming the crystallization promoting material and the step of crystallizing said semiconductor film are conducted successively in a same apparatus without exposing said semiconductor film and said crystallization promoting material to the air.

14. The method according to claim 13 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

15. The method according to claim 13 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

16. A method of manufacturing a semiconductor device comprising the steps of:

forming a semiconductor film comprising amorphous silicon on an insulating surface;

forming a crystallization promoting material comprising a metal in contact with a selected portion of said semiconductor film by using a vapor of a gas containing said metal; and

crystallizing said semiconductor film in contact with said crystallization promoting material,

wherein the step of crystallizing said semiconductor film is carried out successively after the formation of said crystallization promoting material without exposing said semiconductor film and said crystallization promoting material to the air.

17. The method according to claim 16 wherein said metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, and Sb.

18. The method according to claim 16 further comprising a step of patterning the crystallized semiconductor film to form an active layer of a thin film transistor.

Abstract of the disclosure

A substrate on which an amorphous silicon film is formed is placed in a vacuum chamber. An organic nickel vapor or gas is introduced into the chamber and then decomposed, so that a thin film containing nickel (a catalytic element which promotes crystallization of the amorphous silicon film) or a compound thereof is uniformly deposited on the amorphous silicon film. After that, the substrate is heated at a temperature such as 550 °C lower than a normal solid phase growth temperature for a short time such as 4 hours, to uniformly crystallize the amorphous silicon film. A crystalline silicon film is obtained by this crystallization process.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D









FIG. 1E






FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E










FIG. 3F






FIG. 5

DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION

ATTORNEY DOCKET NO.

PLEASE NOTE:
YOU MUST
COMPLETE THE
FOLLOWING:

Inventor Title

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the invention entitled: * METHOD FOR FORMING SEMICONDUCTOR DEVICE

_____, the specification of which is attached hereto unless the following box is checked:

Check Box If
Appropriate —
For Use Without
Specification
Attached

☐ The specification was filed on _____
and was assigned Serial No. _____
and was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows:

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and checked at right:

Prior Foreign Application(s)

Priority Claimed

Insert Priority
Information
(if appropriate)

<u>6-100641</u> (Number)	<u>JAPAN</u> (Country)	<u>April 13, 1994</u> (Month/Day/Year Filed)	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Month/Day/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No

All Foreign Applications, if any, for any Patent or Inventor's Certificate Filed More Than 12 Months Prior To The Filing Date of This Application:

Country	Application No.	Date of Filing (Month/Day/Year)
_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

_____ (Application Serial No.)	_____ (Filing Date)	_____ (Status—patented, pending, abandoned)
_____ (Application Serial No.)	_____ (Filing Date)	_____ (Status—patented, pending, abandoned)

I hereby appoint the following attorneys to prosecute this application and/or an international application and to transact all business in the Patent and Trademark Office connected therewith:

Daniel W. Sixbey (Reg. No. 20,932)
Stuart J. Friedman (Reg. No. 24,312)
Charles M. Leedom, Jr. (Reg. No. 26,477)

Gerald J. Ferguson, Jr. (Reg. No. 23,016)
David S. Safran (Reg. No. 27,997)
Thomas W. Cole (Reg. No. 28,290)

Send Correspondence to:

PLEASE NOTE:
YOU MUST
COMPLETE THE
FOLLOWING

SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C.
2010 Corporate Ridge, Suite 600
McLean, Virginia 22102
Telephone: (703) 790-9110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The undersigned hereby authorize any U. S. attorney or agent named herein to accept and follow instructions from _____ as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U. S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys or agents named herein will be so notified by the undersigned.

Insert Name of Non-U.S. firm, attorney or agent

Insert Full Name of First or Sole Inventor and Date This Document Is Signed

Insert Residence

Insert Citizenship

Insert Post Office Address

Second Inventor: see above

Third Inventor: see above

Fourth Inventor: see above

FULL NAME OF SOLE OR FIRST INVENTOR	INVENTOR'S SIGNATURE	DATE
Hongyong Zhang	<i>Hongyong Zhang</i>	4/7/1995
RESIDENCE (City, State & Country)	CITIZENSHIP	
Kanagawa, Japan	Chinese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		
Paresu Miyagami 302, 1-10-15, Fukamidai, Yamato-shi, Kanagawa-ken 242 Japan		
FULL NAME OF SECOND JOINT INVENTOR, IF ANY	INVENTOR'S SIGNATURE	DATE
Hideki UOCHI	<i>魚地 秀貴</i>	4/6/1995
RESIDENCE (City, State & Country)	CITIZENSHIP	
Kanagawa, Japan	Japanese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		
Flat Atsugi 105, 931-1, Hase, Atsugi-shi, Kanagawa-ken 243 Japan		
FULL NAME OF THIRD JOINT INVENTOR, IF ANY	INVENTOR'S SIGNATURE	DATE
Akira MIYANAGA	<i>Akira Miyana</i>	4/6/1995
RESIDENCE (City, State & Country)	CITIZENSHIP	
Kanagawa, Japan	Japanese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		
2-505, 3-4-1, Minamigaoka, Hadano-shi, Kanagawa-ken 257 Japan		
FULL NAME OF FOURTH JOINT INVENTOR, IF ANY	INVENTOR'S SIGNATURE	DATE
Hisashi OHTANI	<i>大谷 久</i>	4/7/1995
RESIDENCE (City, State & Country)	CITIZENSHIP	
Kanagawa, Japan	Japanese	
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		
Mac Aikoishida Court 501, 7-896-1, Takamori, Isehara-shi, Kanagawa-ken 259-11 Japan		

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the New **Divisional** Application of)
Hongyong ZHANG et al) Art Group: 2813
Based on Serial No.: 08/685,789) Examiner: E. Pert
Which was filed: July 24, 1996)
For: METHOD FOR FORMING SEMICONDUCTOR) Date: October 25, 2000
DEVICE

NOTICE OF CHANGE OF ADDRESS
and
NOTICE OF CHANGE OF NAME


Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Effective immediately, please note that the address and the firm name of the attorney of record in the above-referenced application has been changed. Please direct all future correspondence to:

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
Telephone (703) 790-9110
Facsimile (703) 883-0370

Respectfully submitted,


Jeffrey L. Costellia
Registration No.: 35,483

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102

JLC/sas